

WHAT IS CLAIMED IS:

1           1. A method for correcting back-gating in a power FET caused by drain  
2 voltage changing rapidly from a higher voltage level to a lower voltage level comprising:  
3           providing an input signal to a sensing FET located on a common substrate as  
4 said power FET, wherein said input signal is also provided to said power FET;  
5           forming an output signal from said sensing FET, wherein said output signal is  
6 substantially proportional to a shift in threshold voltage of said sensing FET caused by effects  
7 of back-gating;  
8           modifying said input signal using said output signal via a feedback path; and  
9           providing said input signal to said power FET, wherein said input signal  
10 controls said power FET such that a shift in threshold voltage of said power FET caused by  
11 effects of back-gating are substantially reduced.

1           2. The method of claim 1, wherein the step of forming an output signal  
2 from said sensing FET further comprises a step for generating a voltage across a resistor  
3 connected to a source of said sensing FET, wherein said voltage across said resistor measures  
4 current flowing from said source of said sensing FET.

1           3. The method of claim 1, wherein the step of modifying said input signal  
2 using said output signal via a feedback path further comprises the steps of:  
3           forming an error signal using said output signal;  
4           amplifying said error signal to form an amplified error signal; and  
5           adjusting or generating said input signal using said amplified error signal.

1           4. A method for correcting back-gating in a power FET caused by drain  
2 voltage changing rapidly from a higher voltage level to a lower voltage level comprising:  
3           sensing said back-gating as a measure of current flowing through a sensing  
4 FET, wherein said sensing FET is located on a common substrate as said power FET,  
5 wherein a gate voltage is connected with a gate of said sensing FET and a gate of said power  
6 FET;  
7           generating a compensation signal using a voltage associated with said measure  
8 of current flowing through said sensing FET; and

adjusting or generating said gate voltage via a feedback path using said compensation signal such that said adjusted or generated gate voltage compensates against effects of back-gating.

5. The method of claim 4, wherein said voltage associated with said measure of current flowing through said sensing FET is a voltage across a resistor connected with said sensing FET.

6. The method of claim 4, further comprising a step of amplifying said compensation signal before the step of adjusting or generating said gate voltage using said compensation signal.

7. The method of claim 6, where the step of amplifying said compensation signal is performed using a modified current mirror voltage reference source circuit.

8. The method of claim 4, further comprising a step of inverting said compensation signal before the step of adjusting or generating said gate voltage using said compensation signal.

9. The method of claim 8, where the step of inverting said compensation signal is performed using a modified current mirror voltage reference source circuit.

10. An apparatus for correcting back-gating in a power FET caused by drain voltage changing rapidly from a higher voltage level to a lower voltage level comprising:

a sensing FET sensing said back-gating as a measure of current flowing through said sensing FET, wherein said sensing FET is located on a common substrate as said power FET, wherein a gate voltage is connected with a gate of said sensing FET and a gate of said power FET;

a circuit generating a compensation signal by using a voltage associated with said measure of current flowing through said sensing FET; and

a feedback path using said compensation signal to adjust or generate said gate voltage such that said adjusted or generated gate voltage compensates against effects of back-gating.

11. The apparatus of claim 10, wherein said voltage associated with said measure of current flowing through said sensing FET is a voltage across a resistor connected with said sensing FET.

12. The apparatus of claim 10, further comprising an amplifier circuit for amplifying said compensation signal before using said compensation signal for adjusting or generating said gate voltage.

13. The apparatus of claim 12, wherein said amplifier circuit comprises a modified current mirror voltage reference source circuit.

14. The apparatus of claim 10, further comprising an inverting circuit for inverting said compensation signal before using said compensation signal for adjusting or generating said gate voltage.

15. The apparatus of claim 14, wherein said inverting circuit comprises a modified current mirror voltage reference source circuit.

16. A system for correcting back-gating in a power FET caused by drain voltage changing rapidly from a higher voltage level to a lower voltage level comprising:  
means for sensing said back-gating as a measure of current flowing through a sensing FET, wherein said sensing FET is located on a common substrate as said power FET, wherein a gate voltage is connected with a gate of said sensing FET and a gate of said power FET;  
means for generating a compensation signal using a voltage associated with said measure of current flowing through said sensing FET; and  
means for adjusting or generating said gate voltage via a feedback path using said compensation signal such that said adjusted or generated gate voltage compensates against effects of back-gating.

17. The system of claim 16, wherein said voltage associated with said measure of current flowing through said sensing FET is a voltage across a resistor connected with said sensing FET.

1           18.    The system of claim 16, further comprising means for amplifying said  
2 compensation signal before the step of adjusting or generating said gate voltage using said  
3 compensation signal.

1           19.    The system of claim 18, where the means for amplifying said  
2 compensation signal further comprises a modified current mirror voltage reference source  
3 circuit.

1           20.    The system of claim 16, further comprising means for inverting said  
2 compensation signal before the step of adjusting or generating said gate voltage using said  
3 compensation signal.

1           21.    The system of claim 20, where the means for inverting said  
2 compensation signal further comprises a modified current mirror voltage reference source  
3 circuit.